ARM926EJ-S™

• Synthesizable 32/16-bit embedded RISC architecture (ARMv5TEJ)
• Harvard architecture § 32 bit ARM® Instruction Set
• 16 bit Thumb® Instruction Set § AMBA® AHB Interface
• MMU – memory management unit
• More details from ARM® Limited - www.arm.com

Features / Services from Toshiba

• Up to 240 MHz in 130nm Toshiba CMOS technology @ 125°C / 1,4V
• Flexible Cache for Data & Instruction
• Flexible TCM for Data & Instruction
• Real-time Trace Module: E™9™

Benefits

• Runs all major operating systems (OS) and existing middle-ware
• Single chip MCU, DSP and Java solution
• Flexibility to build embedded devices requiring small size, low cost, low power and high performance for core and cache configuration
• Silicon proven at Toshiba with more then 10 designs in mass production

Applications

• Platform operating system (OS) based devices
• Portable devices
• Broadband access networking equipment (wired and wireless)

Abbreviation – Core / Architecture Names

T : Thumb® instruction set
E : DSP Extension
S : Synthesizable
J : Java Extension

Image courtesy of ARM® Limited - www.arm.com

Back to Embedded ARM® Cores Home