- Synthesizable 32-bit performance- optimised RISC architecture (ARMv5TEJ)
- 32 bit ARM® Instruction Set
- 16 bit Thumb® Instruction Set
- 64/32-bit AMBA® Dual AHB Interface
- MMU – memory management unit
- MPU – memory protection unit
- More details from ARM® Limited -
www.arm.com
Features / Services from Toshiba
- Up to 320MHz in 130nm @ 125°C / 1,4V
- Flexible Cache for Data & Instruction (4 … 128 KByte)
- Flexible TCM for Data & Instruction (0 … 1 MByte)
Benefits
- Runs all major OS operating systems
- MMU - full support for major platform based operating systems (OS)
- MPU – full support for all real-time operating systems (RTOS)
- Flexible high-performance core for innovative SoC
- Single chip MCU, DSP and Java solution
- Silicon proven at Toshiba with designs in mass production
|
Images courtesy of ARM® Limited -
www.arm.com
|
Applications
- Digital consumer equipment
- Industrial control applications
Abbreviation – Core / Architecture Names
T : Thumb® instruction set
E : DSP Extension
S : Synthesizable
J : Java Extension
Back to Embedded ARM® Cores Home
To Top